Intel Xeon Phi Coprocessor Architecture And Tools: The Guide For Application Developers (Expert'S Voice In Microprocessors)

  • 43% OFF
  • $21.04
  • Regular price $37.08
  • Publish Date: 2013-11-22
  • Binding: Paperback
  • Author: Rezaur Rahman

Free shipping

Free Shipping On All Orders(Domestic Only).

Free Returns

Free 30 Days Returns. Returns & Refund Policy

Secure Shopping Guarantee

We use Secure Sockets Layer (SSL) technology to provide you with the safest, most secure shopping experience possible.


Attention: For textbook, access codes and supplements are not guaranteed with used items.



Intel Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor.

Xeon Phi is at the heart of worlds fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them.

In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phis hardware characteristics. From Rahmans practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel.

Customer Reviews


MORE FROM THIS COLLECTION

Recently Viewed Items